FEATURES

- **SAMPLING FREQUENCY** \( f_s \): 16kHz to 96kHz
- **8X OVERSAMPLING AT** 96kHz
- **INPUT AUDIO DATA WORD:** 20-, 24-Bit
- **HIGH PERFORMANCE:**
  - Dynamic Range: K Grade = 112dB typ
  - SNR: 120dB typ
  - THD+N: K Grade = 0.0008% typ
- **FAST CURRENT OUTPUT:** ±1.2mA/200ns
- **GLITCH-FREE OUTPUT**
- **PIN-PROGRAMMABLE DATA INVERSION**
- **POWER SUPPLY:** ±5V
- **SMALL 20-LEAD SO PACKAGE**

DESCRIPTION

The PCM1704 is a precision, 24-bit digital-to-analog converter with exceptionally high dynamic performance. The ultra-low distortion and excellent low-level signal performance makes the PCM1704 an ideal candidate for high-end consumer and professional audio applications. When used with a digital interpolation filter, the PCM1704 supports 8X oversampling at 96kHz.

The PCM1704 incorporates a BiCMOS sign-magnitude architecture that eliminates glitches and other nonlinearities around bipolar zero. The PCM1704 is precision laser-trimmed at the factory to minimize differential linearity and gain errors.

In addition to high performance audio systems, the PCM1704 is well-suited to waveform synthesis applications requiring very low distortion and noise.
# SPECIFICATIONS

All specifications at $T_A = +25^\circ C$, $+V_{CC} = +V_{DD} = \pm 5V$, $f_s = 768kHz$ (96kHz • 8), and 24-bit data, unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>PCM1704U</th>
<th>PCM1704U-J</th>
<th>PCM1704U-K</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESOLUTION</td>
<td></td>
<td>24</td>
<td>Bits</td>
<td></td>
</tr>
</tbody>
</table>

## DATA FORMAT
- Audio Data Interface Format
- Audio Data Code: Binary Two's Complement
- Sampling Frequency ($f_s$): 16 to 96 kHz
- Input Clock Frequency: 25 MHz

## DIGITAL INPUT/OUTPUT
- **Input Logic Level:**
  - $V_{IH}^{(1)}$: +2.0 to +5.0 V
  - $V_{IL}^{(1)}$: 0 to +0.8 V
  - $V_{IH}^{(2)}$: –3.0 to 0 V
  - $V_{IL}^{(2)}$: –5.0 to –4.2 V
- **Input Logic Current:**
  - $I_{IH}^{(1)}$: $V_{IH} = +V_{DD}$
  - $I_{IL}^{(1)}$: $V_{IL} = 0V$
  - $I_{IH}^{(2)}$: $V_{IH} = 0V$
  - $I_{IL}^{(2)}$: $V_{IL} = –V_{DD}$

## DYNAMIC PERFORMANCE (3)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>PCM1704U</th>
<th>PCM1704U-J</th>
<th>PCM1704U-K</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_O = 0dB$</td>
<td>0.0025</td>
<td>0.0015</td>
<td>0.0008</td>
</tr>
<tr>
<td>$V_O = –20dB$</td>
<td>0.008</td>
<td>0.007</td>
<td>0.006</td>
</tr>
</tbody>
</table>

### Dynamic Range
- EIAJ, A-weighted: 102 dB to 110 dB
- EIAJ, A-weighted: 106 dB to 112 dB

### Signal-to-Noise Ratio
- EIAJ, A-weighted: 112 dB to 120 dB

### Low Level Linearity
- $f = 1002Hz$ at –90dB: $\pm0.5$ dB

## DC ACCURACY
- **Gain Error**: $\pm1.0$ to $\pm3.0$ % of FSR
- **Bipolar Zero Error**: $\pm0.5$ to $\pm1.0$ % of FSR
- **Gain Drift**: 0°C to 70°C, $\pm25$ ppm of FSR/°C
- **Bipolar Zero Error Drift**: 0°C to 70°C, $\pm5$ ppm of FSR/°C

## ANALOG OUTPUT
- **Output Range**: $\pm1.2$ mA
- **Output Impedance**: 1.0 kΩ
- **Settling Time**: $\pm0.003\%$ of FSR, $\pm1.2mA$ Step, 200 ns

## POWER SUPPLY REQUIREMENTS
- **Voltage Range**: $+V_{CC} = +V_{DD}$
  - $+V_{CC} = +V_{DD}$: $+4.75$ VDC to $+5.0$ VDC to $+5.25$ VDC
  - $-V_{CC} = –V_{DD}$: $-4.75$ VDC to $-5.0$ VDC to $-5.25$ VDC
- **Combined Supply Current**: $I_{CC}$
  - $+V_{CC} = +V_{DD} = +5.0$ V: 5 mA to 8 mA
  - $-V_{CC} = –V_{DD} = –5.0$ V: 30 mA to 45 mA

## TEMPERATURE RANGE
- **Operation**: –25°C to +85°C
- **Storage**: –55°C to +125°C

**NOTES:**
1. BCLK, WCLK, DATA
2. 20BIT, INVERT
3. Dynamic performance data is tested with 5534 I/V amp with 7.5kΩ feedback resistor. THD+N data is tested by Shibasoku 72SC with 30kHz external LPF, 400Hz HPF, average mode. Input signal frequency = 1.1kHz.
PIN CONFIGURATION

Top View

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>I/O Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DATA</td>
<td>Serial Audio Data Input.</td>
</tr>
<tr>
<td>2</td>
<td>BCLK</td>
<td>Bit Clock Input for Serial Audio Data.</td>
</tr>
<tr>
<td>3</td>
<td>NC</td>
<td>No Connection.</td>
</tr>
<tr>
<td>4</td>
<td>−V DD</td>
<td>Digital Power, −5V.</td>
</tr>
<tr>
<td>5</td>
<td>DGND</td>
<td>Digital Ground.</td>
</tr>
<tr>
<td>6</td>
<td>+V DD</td>
<td>Digital Power, +5V.</td>
</tr>
<tr>
<td>7</td>
<td>WCLK</td>
<td>Data Latch Enable Input.</td>
</tr>
<tr>
<td>8</td>
<td>NC</td>
<td>No Connection.</td>
</tr>
<tr>
<td>9</td>
<td>20BIT</td>
<td>Input Data Word Selection(1).</td>
</tr>
<tr>
<td>10</td>
<td>INVERT</td>
<td>Input Data Polarity Selection(1).</td>
</tr>
<tr>
<td>11</td>
<td>+V CC</td>
<td>Analog Power, +5V.</td>
</tr>
<tr>
<td>12</td>
<td>BPO DC</td>
<td>Bipolar Offset Decoupling Capacitor.</td>
</tr>
<tr>
<td>13</td>
<td>NC</td>
<td>No Connection.</td>
</tr>
<tr>
<td>14</td>
<td>I OUT</td>
<td>Current Output for Audio Signal.</td>
</tr>
<tr>
<td>15</td>
<td>AGND</td>
<td>Analog Ground.</td>
</tr>
<tr>
<td>16</td>
<td>AGND</td>
<td>Analog Ground.</td>
</tr>
<tr>
<td>17</td>
<td>SERVO DC</td>
<td>Servo Amplifier Decoupling Capacitor.</td>
</tr>
<tr>
<td>18</td>
<td>NC</td>
<td>No Connection.</td>
</tr>
<tr>
<td>19</td>
<td>REF DC</td>
<td>Band Gap Reference Decoupling Capacitor.</td>
</tr>
<tr>
<td>20</td>
<td>−V CC</td>
<td>Analog Power, −5V.</td>
</tr>
</tbody>
</table>

Absolute Maximum Ratings

Supply Voltage, +V DD ,+V CC .................................................. ±6.5V
Supply Voltage Differences .......................................................... ±0.1V
GND Voltage Differences ............................................................ ±0.1V
Digital Input Voltage
(BCLK, WCLK, DATA) .................................................. DGND –0.3V to (+V DD + 0.3V)
(20BIT, INVERT) .................................................. −V DD –0.3V to (DGND + 0.3V)
Input Current (any pins except supply pins) .......................... ±10mA
Power Dissipation ................................................................. 300mW
Operating Temperature Range ............................................. −25°C to +85°C
Lead Temperature (soldering, 5s) ............................................ −55°C to +250°C
Package Temperature (reflow, 10s) ....................................... +235°C

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, +V DD ,+V CC .................................................. ±6.5V
Supply Voltage Differences .......................................................... ±0.1V
GND Voltage Differences ............................................................ ±0.1V
Digital Input Voltage
(BCLK, WCLK, DATA) .................................................. DGND –0.3V to (+V DD + 0.3V)
(20BIT, INVERT) .................................................. −V DD –0.3V to (DGND + 0.3V)
Input Current (any pins except supply pins) .......................... ±10mA
Power Dissipation ................................................................. 300mW
Operating Temperature Range ............................................. −25°C to +85°C
Lead Temperature (soldering, 5s) ............................................ −55°C to +250°C
Package Temperature (reflow, 10s) ....................................... +235°C

PACKAGE INFORMATION

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>PACKAGE</th>
<th>TEMPERATURE RANGE</th>
<th>PACKAGE DRAWING NUMBER(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCM1704U</td>
<td>20-Lead SOIC</td>
<td>−25°C to +85°C</td>
<td>248</td>
</tr>
</tbody>
</table>

NOTE: (1) Internal pull-up resistors. Input level must be a voltage from −V DD to DGND.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
SPECIFICATIONS

All specifications at $+25^\circ\text{C}$, $\pm V_{CC}$ and $\pm V_{DD} = \pm 5.0\text{V}$, unless otherwise noted.

**THD+N vs LEVEL**

<table>
<thead>
<tr>
<th>Output Level (dBFS)</th>
<th>THD+N (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-120</td>
<td>0.0001</td>
</tr>
<tr>
<td>-110</td>
<td>0.001</td>
</tr>
<tr>
<td>-100</td>
<td>0.01</td>
</tr>
<tr>
<td>-90</td>
<td>0.1</td>
</tr>
<tr>
<td>-80</td>
<td>1</td>
</tr>
<tr>
<td>-70</td>
<td>10</td>
</tr>
<tr>
<td>-60</td>
<td>100</td>
</tr>
</tbody>
</table>

**-90dB SIGNAL SPECTRUM**

<table>
<thead>
<tr>
<th>Output Frequency (Hz)</th>
<th>Amplitude (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>20.0</td>
<td>-80</td>
</tr>
<tr>
<td>2.02k</td>
<td>-90</td>
</tr>
<tr>
<td>4.02k</td>
<td>-100</td>
</tr>
<tr>
<td>6.01k</td>
<td>-110</td>
</tr>
<tr>
<td>8.01k</td>
<td>-120</td>
</tr>
</tbody>
</table>

**DAC OUTPUT**

-110dB, 24-Bit, 96kHz

**DAC OUTPUT**

-120dB, 24-Bit, 96kHz

10mV 200ns
All specifications at +25°C, ±V_{CC} and ±V_{DD} = ±5.0V, unless otherwise noted.
THEORY OF OPERATION

SIGN-MAGNITUDE ARCHITECTURE

Digital audio systems have traditionally used laser-trimmed, current-source DACs in order to achieve sufficient accuracy. However, even the best of these suffer from potential low-level nonlinearity due to errors in the major carry bipolar zero transition. Current systems have turned to oversampling data converters, such as the popular delta-sigma architectures, to correct the linearity problems. This is done, however, at the expense of signal-to-noise performance, and the noise shaping techniques utilized by these converters creates a considerable amount of out-of-band noise. If the outputs are not properly filtered, dynamic performance of the overall system will be adversely affected.

The PCM1704 employs an innovative architecture which combines the advantages of traditional DACs (e.g., excellent full-scale performance, high signal-to-noise ratio, and ease of use) with superior low-level performance. This architecture is referred to as sign-magnitude. Two DACs are combined in a complementary arrangement to produce an extremely linear output. The two DACs share a common reference, and a common R-2R ladder for bit current sources. The R-2R ladder utilizes dual balanced current segments to ensure ideal tracking under all conditions. By interleaving the individual bits of each DAC and employing precision laser-trimming of resistors, a highly accurate match between the two DACs is achieved.

The sign-magnitude architecture, which steps away from zero with small steps in both directions, avoids any glitching or large linearity errors, and provides an absolute current output. The low-level performance of the PCM1704 is such that true 24-bit resolution can be realized around the critical bipolar zero point.

DISCUSSION OF KEY SPECIFICATIONS

TOTAL HARMONIC DISTORTION + NOISE (THD+N)

This is the key specification for the PCM1704. Digital data words are read into the PCM1704 at eight times the standard DVD audio sampling frequency of 96kHz (e.g., 8 x 96kHz = 768kHz) to create a sinewave output of 1100Hz. The output of the DAC is then passed through analog signal conditioning circuitry before being input to a distortion analyzer. For production testing, the output of the DAC is connected to a current-to-voltage (I/V) converter. The output of the I/V converter is then connected to a 40kHz, 3rd-order GIC low-pass filter. The filter output is then passed on to a programmable gain amplifier to provide gain for low-level test signals before being fed into an analog distortion analyzer (Shiba Soku Model 725 or equivalent).

For the audio bandwidth, the THD+N for the PCM1704 is essentially flat for all frequencies.

DYNAMIC RANGE

Dynamic range in data converters is specified as the measure of THD+N at an effective output signal level of –60dBFS (conforms to EIAJ method with A-weighting applied). Resolution is commonly used as a theoretical measure of dynamic range, but it does not take into account the effects of distortion and noise at low signal levels. The sign-magnitude architecture of the PCM1704, with its ideal performance around bipolar zero, provides a more usable dynamic range (even with the strict audio definition) than any other previously available D/A converter.

IDLE CHANNEL SIGNAL-TO-NOISE RATIO (SNR)

Another important specification for a digital audio converter is idle channel signal-to-noise ratio (Idle Channel SNR). This is the ratio of the noise on the DAC output at bipolar zero compared to the full-scale range of the D/A converter. To make this measurement, the digital input is continually fed the code for bipolar zero, while the output of the DAC is band limited from 20Hz to 20kHz and A-weighting is applied. The ideal channel SNR for the PCM1704 is typically greater than 120dB, making it ideal for low noise applications.

OFFSET GAIN AND TEMPERATURE DRIFT

Although the PCM1704’s primary application is in high performance digital audio systems where dynamic specifications are most important, specifications are also given for more traditional DC parameters. These include gain error, bipolar zero offset, temperature gain and offset drift. These specifications are important in test and measurement systems, which is the other main systems application for the PCM1704.
AUDIO DATA INTERFACE

BASIC OPERATION

The audio interface of the PCM1704 accepts TTL-compatible input levels. The data format at the DATA input of the PCM1704 is Binary Two’s Complement, with the most significant bit (MSB) being first in the serial input bit stream. Table I shows the relationship between the audio input data and DAC output for the PCM1704. Any number of bits can precede the 24 bits to be loaded since only the last 24 bits will be transferred to the parallel DAC register after WCLK (pin 7) has gone LOW (logic 0).

Table I: Digital Input/DAC Output Relationships.

<table>
<thead>
<tr>
<th>Binary Two’s Complement</th>
<th>DAC Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>7FFFFFF</td>
<td>+ Full Scale</td>
</tr>
<tr>
<td>000000</td>
<td>Bipolar Zero</td>
</tr>
<tr>
<td>FFFFFFF</td>
<td>Bipolar Zero – 1 LSB</td>
</tr>
<tr>
<td>800000</td>
<td>– Full Scale</td>
</tr>
</tbody>
</table>

Audio data is supplied to the DATA (pin 1) input. The bit clock is used to shift data into the PCM1704 and is supplied to BCLK (pin 2). All DAC serial input data bits are latched into the serial input register on the rising edge of BCLK. The serial-to-parallel data transfer to the DAC occurs on the falling edge of WCLK. The change in the output of the DAC occurs at the rising edge of the 2nd BCLK after the falling edge of WCLK. Figure 1 shows the audio data input format. Figure 2 shows the input timing relationships.

Maximum Bit Clock (BCLK) Rate

The maximum BCLK rate is specified as 25MHz. This is derived from the 8X oversampling of the PCM1704. Given a 96kHz sampling rate, an 8X oversampling input and a 32-bit frame length, we get:

96kHz • 8 • 32 = 24.576MHz

“Stopped Clock” Operation

The PCM1704 is normally operated with a continuous BCLK input. If BCLK is stopped between input data words, the last 24 bits shifted in are not actually transferred from the serial register to the parallel DAC register until WCLK goes LOW. WCLK must remain LOW until after the first BCLK cycle of the next data word to insure proper DAC operation. The specified setup and hold times for DATA and WCLK must be observed.

DATA FORMAT CONTROL

Data format is controlled by two pins on the PCM1704—the 20BIT and INVERT inputs. Their functions are described in the following paragraphs and tables.

Input Word Length

20BIT (pin 9) is used to select the input data length. Table II shows the available selections. Pin 9 is internally pulled up to DGND and therefore, defaults to 24-bit data.

Table II: Input Word Length Selection.

<table>
<thead>
<tr>
<th>20BIT (Pin 9)</th>
<th>DATA Word Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>20BIT = H (DGND)</td>
<td>24-Bit Data Word</td>
</tr>
<tr>
<td>20BIT = L (–V DD)</td>
<td>20-Bit Data Word</td>
</tr>
</tbody>
</table>

FIGURE 1. Audio Input Data Format.

FIGURE 2. Audio Input Data Timing.
Input Data Inversion

INVERT (pin 10) is used to select the phase of the input data presented to the DAC. Table III shows the two options. Pin 10 is internally pulled up to DGND, and therefore defaults to normal, or non-inverting data.

<table>
<thead>
<tr>
<th>INVERT (Pin 10)</th>
<th>PHASE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INVERT = H (DGND)</td>
<td>Normal (non-inverted)</td>
</tr>
<tr>
<td>INVERT = L (–VDD)</td>
<td>Inverted</td>
</tr>
</tbody>
</table>

TABLE III. Input Data Phase Selection.

APPLICATIONS INFORMATION

POWER SUPPLIES

For this discussion, please refer to the internal connection diagram for the PCM1704 in Figure 3. The PCM1704 only requires a ±5V supply for operation. Both positive supplies (+VDD and +VCC) should be tied together at a single point and connected to a single +5V analog power supply. Similarly, both negative supplies (–VDD and –VCC) should be tied at a single point and connected to a single –5V analog power supply. No advantage is gained by using separate analog and digital power supplies. It is more important that the analog supplies used to drive these pins are as noise and ripple free as possible to reduce coupling of supply noise to the output.

Power supply decoupling capacitors should be used at each supply pin to maximize power supply rejection, as shown in Figure 3. All ground pins (AGND and DGND) should be connected to an analog ground plane as close to the PCM1704 as possible. The PCM1704 should reside entirely over the analog ground plane of the printed circuit board.

Bypass and Decoupling Capacitor Requirements

Various-sized decoupling capacitors can be used, with no special tolerances being required. Figure 5 shows typical values used by Burr-Brown on our evaluation fixture, which designers can use as recommended values. All capacitors should be located as close to the appropriate pins of the PCM1704 as possible to reduce noise pickup from surrounding circuitry. Aluminum electrolytic capacitors are recommended for larger values, while metal-film or monolithic ceramic capacitors are used for smaller values.

FIGURE 3. PCM1704 Internal Connection Diagram.
TYPICAL APPLICATION EXAMPLES

The audio interface connections for a stereo audio application is shown in Figure 4. The audio data is input to the digital filter, which then oversamples the data by a factor of 8. The audio data is then filtered digitally and output to the PCM1704 DACs.

Figure 5 shows single channel circuit connections for a typical PCM1704 application. It shows the PCM1704 interface to the digital filter, the I/V converter, and the DAC post filter. Selection of an appropriate op amp for the I/V converter is critical for obtaining optimum dynamic performance from the PCM1704. The OPA627 is recommended for this application. Op amps with similar characteristics and faster settling times may also be used.

The suggested DAC post filter is a second-order lowpass active filter, using the multiple feedback (MFB) circuit technique. The OPA2134 is an excellent choice for the op amp in this circuit, since it is designed for high performance audio applications. The post filter is used to reconstruct and band limit the DAC output signal.


FIGURE 5. Typical Application Circuit (one channel shown).